Simulate network using desired test bench and save switching activity
-Follow simple local rules to perform a global task, which can make them inherently robust and scalable. 12nm 45nm 32nm 22nm 16nm
Inverter Latch SRAM Failure rates due to variability in manufacturing [ITRS09] Random Boolean Networks (RBN)
• Random arrangement of nodes, connected using randomly distributed links, and performing random functions [Kauffman93] . • Network parameters:
-Number of nodes in network (N).
-Average connectivity (k), also called average fan-in of the nodes.
• Output at current time step is a function of the combination of inputs at the previous time step. • The networks are globally synchronized. April 
Goal of the Thesis
• Develop a framework to generate hardware models for CA, RBNs, and small-world networks of desired network parameters.
• Develop and implement generic algorithms to identify and configure these networks.
• Develop an evaluation framework to estimate area, power, and information propagation capabilities of the generated networks.
• Use the frameworks to obtain the network parameters that result in optimum performance for a desired application.
My Contributions
• Design of the identification and configuration algorithms for RBNs using a packet based mechanism.
• Implementation of the CA and RBN nodes in Verilog HDL
• Implementation of a MATLAB toolbox to generate HDL code for CA, RBNs, and small-world networks.
• Implementation of a framework to evaluate power, area, and information processing capabilities of the networks using Synopsys Design Compiler and MATLAB.
• Part of this work has been published in the IEEE Nano 2011 conference [Amarnath11] . Input Output 3 -Links that are 2 node hops away from the output node are seen at the output.
Identification of an example network
Tail and head address in packets at the output: 1-4 RBN Configuration (1)
• The local rules for the nodes of the network are required to be sent into the appropriate node. This process is called network configuration. • Packet based mechanism is used for configuration.
• Each configuration packet is addressed to a unique node.
• The packet consists of the data that needs to be placed in the look-up- • Power consumption of the network during normal operation is done by synthesizing the entire network. • Power consumption of the network for configuration and identification logic is approximated by estimating the power due to nodes with different fan-in and substituting the values for the nodes in the network.
Area Estimation
• Area estimation is done by individually evaluating the area consumption of nodes with different fan-in and substituting the values for the nodes in the network.
• The HDL code for the node is synthesized area consumption for the desired CMOS technology library is estimated using design compiler.
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Density Task Performance Evaluation
• Density task is a commonly used benchmark problem to evaluate cellular automata [Mesot05] . • Linear increase in power consumption with increase in number of nodes.
• This can be attributed to the large amount of logic required for identification and configuration.
• With increasing k, the size of the input buffers and the look-up-tables increases causing the power consumption to increase. • Linear increase in area consumption with increase in number of nodes.
Variation in power consumption with number of nodes in CA and RBN
• This is due to the large amount of memory required for the input buffers for RBNs.
• With increase in k, there is an increase in the number of input buffers and the size of the look-up-tables. Hence area consumption is more. • Power due to configuration and identification is much higher compared to power due to normal operation because of the large amount of logic required to process packets of data.
Variation in area consumption with number of nodes in CA and RBN
• Identification and configuration logic does not need to be operational at all times.
Power consumption in RBNs due to identification, configuration, and normal operation
Mesh network
Power Consumption in Small-World Networks
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• Evaluation of small-world networks allow for the analysis of networks whose randomness is in between mesh and completely random.
• Node power dominates interconnect power in the nano-wire model used.
• Total power remains constant (3.9-4.7 mW) for small world networks since the number of nodes and connectivity remains approximately the same.
Total power consumption in small-world networks

Local Global
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• Locally connected networks consume lesser interconnect power compared to networks with longer interconnects.
• Mesh networks are used instead of CAs here for fair comparison.
• For smaller re-wiring probabilities, lesser number of long range links are inserted and hence the smaller variance in interconnect power. • Methods to identify the topology of random networks and configure the nodes of the networks with desired set of rules have been implemented.
Interconnect power consumption in small-world networks
• An analysis of small world networks in terms of interconnect power and density task performance has shown that networks whose randomness lies between that of networks which have only local connections and networks that are completely random are suitable for implementation.
• Amore complete analysis of the performance of the networks contradicts the study presented in [Zhirnov08] showing that regular structures do not provide optimum performance in terms of information propagation. Faster information propagation requires more long distance connections.
Future Work
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• The implementation of the identification and configuration mechanisms are not optimal and simplified for low power consumption. A better mechanism may result in better power performance.
• Compiler design that is capable of analyzing the network identification packets and generate configuration packets will allow for the evaluation of the networks for more complex applications.
• A comparison with current architectures can be achieved by running the same applications on both architectures.
• Asynchronous communication techniques are better suited for these architectures in order to avoid large clock distribution networks.
